In this paper, New Feynman and Toffoli (NFT) gate is proposed based on QCA logic gates. The proposed circuit is a promising future in constructing of nano-scale low power consumption information processing system and can stimulate higher digital applications in QCA. QCA technology is a promising alternative to CMOS technology. It is attractive due to its fast speed, small area and low power consumption. A novel electronics paradigm for information processing and communication by QCA offers technology. QCA technology has the potential for attractive features such as faster speed, higher scale integration, higher switching frequency, smaller size and low power consumption than transistor based technology.
INTRODUCTION
QCA is based upon the encoding of binary information in the charge configuration within quantum dot cells. Computational power is provided by the Columbic interaction between QCA cells. No current flows between cells and no power or information is delivered to individual internal cells. The local interconnections between cells are provided by the physics of cell-to-cell interaction due to the rearrangement of electron positions [1] [2] [3] . Conventional computers in which information is transferred from one place to another by means of electrical current, QCA transfers information by propagating a polarization state [4] [5] [6] .
It is now believed that within the next two decades, the semiconductor industry will have to start using new Nano electronic devices [7] [8] [9] [10] . The inter-national roadmap for semiconductors has enumerated several Nano electronics alternatives including Resonant Tunneling Diodes (RTD), Quantum-dot Cellular Automata (QCA), Tunneling Phase Logic (TPL), and Single Electron Tunneling (SET) [11] . Amongst all these technologies, QCA promises to provide the highest de-vice density with the low power consumption and high switching speeds [12] [13] . In addition, QCA uses the same technology to build both, the logic gates and the wires carrying logic signals.Even though QCA has attractive properties, building large QCA architectures has not been very successful.
The primary limitation to QCA is the availability of only two basic building blocks: an inverter and a three input majority gate (MAJ 3 ) shown in Fig. 1 . Though the MAJ 3 gate can be configured as a two input AND or OR gates [14] [15] [16] , building larger architectures with two input gates is laborious. Such architectures tend to have high complexity, difficult connectivity and low reliability. Quantum cellular automata (QCA), first proposed in 1993 by Tougaw and Lent [8] , is a structure made up of identical cells realized though a variety of technologies such as electrodynamics, ferromagnetic and molecular [17] , [18] . Molecular QCA is particularly attractive because of its projected density of 1 × 10 12 devices/cm 2 and switching speeds in the THz range [19] [20] [21] .
Since QCA designs are limited by the availability of only two basic building blocks, researchers have tried to design, with limited success, additional gates in the QCA technology.
An array of cells that are aligned can construct a QCA wire [22] , which is shown in Figure 2 . The polarization of each cell in a QCA wire is directly affected by the polarization of its neighboring cells on account of electrostatic force. Accordingly, QCA wires can be used to propagate information from one end to another [23] . [24] were other logic gates formed by restricting the polarity [25] of one input to the 3-input majority gate to be a constant value. Figure 3 illustrates a 2-input AND gate and a 2-input OR gate formed in this manner. By replacing input C with a cell having a fixed polarity of 0, the 3-input majority gate functions as an AND gate. By replacing input C with a cell having a fixed polarity of 1, the 3-input majority gate functions as an OR gate [26] . In this case C is a control input.
In the example, OR gate on the left side of Figure 3 , Out = A+B. Similarly, replacing input C with a cell having a fixed polarity of 1 creates a 2-input OR gate. In the example AND gate on the right side of Figure 3 , Out = AB.
Fig. 3 2-input OR && 2-input AND gates.
Two fundamental QCA gates are the inverter and the majority gate. Many structures are implemented based on these two gates like the AOI [27] , the complex gate [28] and one bit QCA full adder [20] , [29] . Figure 3 show three types of inverter gate; however, since the last one operates properly in all various circuits, it is used more in different designs.
Majority gate consists of five cells, three inputs, one output and a middle cell shown in Figure 4 . The middle cell named device cell by reason of its function, switches to major polarization and determines the stable output. Majority gate can be programmed such that it functions as a 2-input AND or a 2-input OR by fixing one of the three input cells to p = -1 or p= +1, respectively.
Quantum arithmetic components need reversible logic circuits for their construction. Reversible logic circuits find wide application in low power digital design, quantum computing and nanotechnology. It is an important logic gate in reversible logic. In this paper we have designed and simulated a New Feynman and Toffoli (NFT) gates in QCA technology.
REVERSIBLE LOGIC GATE
Reversible logic has received great attention in the recent years due to its ability to reduce the power dissipation. Quantum arithmetic components need reversible logic circuits for their construction. Reversible logic circuits find wide application in low power digital design, quantum computing and nanotechnology. In 1960, R. Landauer demonstrated that high technology circuits and systems constructed using irreversible hardware results in energy dissipation due to information loss. According to Landover's principle, the loss of one bit of information dissipates kTln2 joules of energy where k is the Boltzmann's constant and T is the absolute temperature at which the operation is performed. Later Bennett, in 1973, showed that in order to avoid kTln2 joules of energy dissipation in a circuit it must be built from reversible circuits [30] . A reversible logic gate is an n-input, n-output logic device with one-to-one mapping [31] . Reversible circuits are constructed using reversible logic gates. These reversible circuits not only produce unique output vector from each input vector but also the input can be reconstructed from the outputs. A reversible circuit should be designed using a minimum number of reversible gates. Fanout and loops are not allowed in reversible logic circuits. However fan-out and feedback can be achieved by using additional gates [32] . Figure 5 shows a 3 x 3 Toffoli gate [3]The input vector is I (A, B, C) and the output vector is O (P, Q, R) and output is defined by P = A, Q = B, R = ABC. 
Toffoli Gate (TG)

SIMULATIONS AND RESULT DISCUSSION
The circuit is functionally simulated using the QCADesigner [33] . The simulated circuit layout is shown in Figure 8 , here the input signals are: A, B, C and D and the output signals are: P=A, Q=A ⊕B and R=AB⊕C and this module goes through four clock zones, it means that the delay is a full clock cycle. Therefore, at the output P, Q and R available one clock cycles after A, B and Chas been applied. Moreover, it requires One Hundred Sixty-One (161) cells and total area of 0.180 μm2.
Fig.8. QCA circuit layout of NFT logic gate
We can find the output value of P is low level when the input digits (A = 0, B = 0, C = 0) and P is up level when the input digits (A = 1, B =1, C= 1). We look into the other two output values of A, B and C also translating the input data successfully. The simulated waveforms of NFT gate is shown in Figure 9 . Here, the output is delayed by 1.50 clock cycle. Finally, in Table 1 , designing parameters are compared. Finally, in Table 1 , designing parameters are compared. 
CONCLUSION
This paper present New Feynman and Toffoli logic (NFT) gate based on QCA does logic gates. The proposed NFT gate has been simulated and verified using QCADesigner. The result is compared in terms of complexity (cell count), covered area and time delay. The simulation result shows that the proposed design achieves a sound improvement. This design will be very helpful for designing ultra low power digital circuits. 
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